

Feature


- ◊ High Speed Power Switching
- ◊ Enhanced Body diode dv/dt capability
- ◊ Enhanced Avalanche Ruggedness
- ◊ 100% UIS Tested, 100% Rg Tested
- ◊ Lead Free

Application

- ◊ Synchronous Rectification in SMPS
- ◊ Hard Switching and High Speed Circuit
- ◊ Power Tools
- ◊ UPS
- ◊ Motor Control

100V N-Ch Power MOSFET

V_{DS}	100	V
$R_{DS(on),typ}$	$V_{GS}=10V$	4.8 mΩ
I_D (Silicon Limited)	115	A

TO-252


Part Number	Package	Marking
HGD050N10A	TO-252	GD050N10A

Absolute Maximum Ratings at $T_i=25^\circ C$ (unless otherwise specified)

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	I_D	$T_C=25^\circ C$	115	A
		$T_C=100^\circ C$	81	
Drain to Source Voltage	V_{DS}	-	100	V
Gate to Source Voltage	V_{GS}	-	± 20	V
Pulsed Drain Current	I_{DM}	-	400	A
Avalanche Energy, Single Pulse	E_{AS}	$L=0.1mH, T_C=25^\circ C$	80	mJ
Power Dissipation	P_D	$T_C=25^\circ C$	150	W
Operating and Storage Temperature	T_J, T_{stg}	-	-55 to 175	°C

Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	$R_{\Theta JC}$	1	°C/W
Thermal Resistance Junction-Ambient	$R_{\Theta JA}$	46	°C/W

Electrical Characteristics at $T_j=25^\circ\text{C}$ (unless otherwise specified)
Static Characteristics

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	100	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\mu\text{A}$	2	3	4	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=25^\circ\text{C}$	-	-	1	μA
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=100\text{V}, T_j=100^\circ\text{C}$	-	-	100	
Gate to Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=20\text{A}$	-	4.8	5.3	$\text{m}\Omega$
Transconductance	g_{fs}	$V_{\text{DS}}=5\text{V}, I_D=20\text{A}$	-	60	-	S
Gate Resistance	R_G	$V_{\text{GS}}=0\text{V}, V_{\text{DS}} \text{ Open}, f=1\text{MHz}$	-	1.2	-	Ω

Dynamic Characteristics

Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$	-	3490	-	pF
Output Capacitance	C_{oss}		-	571	-	
Reverse Transfer Capacitance	C_{rss}		-	18	-	
Total Gate Charge	Q_g	$V_{\text{DD}}=50\text{V}, I_D=20\text{A}, V_{\text{GS}}=10\text{V}$	-	47	-	nC
Gate to Source Charge	Q_{gs}		-	10	-	
Gate to Drain (Miller) Charge	Q_{gd}		-	10	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_D=20\text{A}, V_{\text{GS}}=10\text{V}, R_G=10\Omega$	-	12	-	ns
Rise time	t_r		-	7	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	25	-	
Fall Time	t_f		-	5	-	

Reverse Diode Characteristics

Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_F=20\text{A}$	-	0.9	1.2	V
Reverse Recovery Time	t_{rr}	$V_R=50\text{V}, I_F=20\text{A}, dI_F/dt=500\text{A}/\mu\text{s}$	-	50	-	ns
Reverse Recovery Charge	Q_{rr}		-	350	-	nC



HGD050N10A

P-3

Hunteck

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics





Figure 6. Typical Source-Drain Diode Forward Voltage





Huniteck

HGD050N10A

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage








Figure 8.


capacitance (pF)








Diode Recovery Test



Ver 1.0

May.2020

TO-252, 3



Ver 1.0